Currently displaying 1 – 5 of 5

Showing per page

Order by Relevance | Title | Year of publication

Stability of n -Bit Generalized Full Adder Circuits (GFAs). Part II

Katsumi Wasaki — 2008

Formalized Mathematics

We continue to formalize the concept of the Generalized Full Addition and Subtraction circuits (GFAs), define the structures of calculation units for the Redundant Signed Digit (RSD) operations, then prove its stability of the calculations. Generally, one-bit binary full adder assumes positive weights to all of its three binary inputs and two outputs. We define the circuit structure of two-types n-bit GFAs using the recursive construction to use the RSD arithmetic logical units that we generalize...

Stability of the 4-2 Binary Addition Circuit Cells. Part I

Katsumi Wasaki — 2008

Formalized Mathematics

To evaluate our formal verification method on a real-size calculation circuit, in this article, we continue to formalize the concept of the 4-2 Binary Addition Cell primitives (FTAs) to define the structures of calculation units for a very fast multiplication algorithm for VLSI implementation [11]. We define the circuit structure of four-types FTAs, TYPE-0 to TYPE-3, using the series constructions of the Generalized Full Adder Circuits (GFAs) that generalized adder to have for each positive and...

Page 1

Download Results (CSV)