Currently displaying 1 – 2 of 2

Showing per page

Order by Relevance | Title | Year of publication

Reduction in the number of LUT elements for control units with code sharing

Alexander BarkalovLarysa TitarenkoJacek Bieganowski — 2010

International Journal of Applied Mathematics and Computer Science

Two methods are proposed targeted at reduction in the number of look-up table elements in logic circuits of compositional microprogram control units (CMCUs) with code sharing. The methods assume the application of field-programmable gate arrays for the implementation of the combinational part of the CMCU, whereas embedded-memory blocks are used for implementation of its control memory. Both methods are based on the existence of classes of pseudoequivalent operational linear chains in a microprogram...

Reduction in the number of PAL macrocells in the circuit of a Moore FSM

Alexander BarkalovLarysa TitarenkoSławomir Chmielewski — 2007

International Journal of Applied Mathematics and Computer Science

Optimization methods of logic circuits for Moore finite-state machines are proposed. These methods are based on the existence of pseudoequivalent states of a Moore finite-state machine, a wide fan-in of PAL macrocells and free resources of embedded memory blocks. The methods are oriented to hypothetical VLSI microcircuits based on the CPLD technology and containing PAL macrocells and embedded memory blocks. The conditions of effective application of each proposed method are shown. An algorithm to...

Page 1

Download Results (CSV)